Encoding Test Pattern of System-on-Chip (SOC) Using Annular Scan Chain

نویسندگان

چکیده

With the improvement of System-on-Chip integration, chip requires an increasingly large amount test data. To solve contradiction between storage capacity and bandwidth automatic equipment (ATE), a new method data compression/decompression is proposed based on annular scan chain. Corresponding fault bits different patterns are incompatible, moving in chain, makes all corresponding be compatible or backward-compatible, so adjacent form relation that indirectly achieves purpose compression by encoding these backward-compatible patterns. According to experimental results, average ratio increases %6.94 % 15.1 compared with other schemes, relative decompression architecture simple. In pattern moves clockwise minimal bits, generating subsequent quickly, it advantageous reduce application time single IP core.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Using on-chip test pattern compression for full scan SoC designs

In todays mixed signal System-on-Chip designs advanced Design-for-Test techniques become more and more important to meet test coverage and quality requirements. However, standard strategies often cannot be used because of design specific requirements like the limitation of available input and output pins. This paper describes the Design-for-Test strategy of the latest version of Motorola’s chip...

متن کامل

Design and Implementation of Scan Test in System-on-chip (soc)

With the increase in chip size and complexity, the direct or bus interconnects in conventional SoC test control models are rather restricted. In this paper, we propose a new distributed multi hop wireless test control network based on the recent development in “radio-on-chip” technology . The proposed architecture consists of three basic components, the test scheduler, the resource configuratio...

متن کامل

Low Power Test for SoC(System-On-Chip)

729 Abstract— Power consumption during testing System-On-Chip (SOC) is becoming increasingly important as the IP core increases in SOC. We present a new algorithm to reduce the scan-in power using the modified scan latch reordering and clock gating. We apply scan latch reordering technique for minimizing the hamming distance in scan vectors. Also, during scan latch reordering, the don't care in...

متن کامل

A Novel Power Efficient On-chip Test Generation Scheme for Core Based System-on-chip (soc)

In this paper, a modified programmable twisted ring counter (MPTRC) based on-chip test generation scheme is proposed. It is used as built-in-self-test (BIST) pattern generator for high performance circuits with simple test control. This method is used to achieve low power and reduced test time for digital circuits. The MPTRC module is designed with Cadence NClaunch platform using Verilog HDL an...

متن کامل

On Chip Bus Tracer Based On Reverse Encoding In Soc

System on chip (SoC) is the integration of different components in to a single chip targeting a specific application. Real-time observability of the internal chip signals is crucial to SoC debugging, the obvious choice would be to use chip pins to observe them. However, this method is difficult to implement in the presence of high frequency internal clocks and limitation of the chip pins. A sol...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Security and Communication Networks

سال: 2022

ISSN: ['1939-0122', '1939-0114']

DOI: https://doi.org/10.1155/2022/6974101